Analysis of the DC-link Capacitor Ripple Current for Neutral-Point-Clamped Three Level Inverter
ID：68
Submission ID：120 View Protection：ATTENDEE
Updated Time：2023-11-21 19:52:34
Hits：813
Oral Presentation
Start Time：2023-12-09 11:30 （Asia/Shanghai）
Duration：15min
Session：[S2] Power electronic technology and application » [S2] Power electronic technology and application
Presentation File
Tips: The file permissions under this presentation are only for participants. You have not logged in yet and cannot view it temporarily.
Abstract
This paper introduces 240-degree clamped pulse-width modulation strategy (240CPWM), traditional space vector modulation (SVPWM) and discontinuous pulse width modulation (DPWM1) for neutral-point-clamped three-level (NPC-3LI) inverters with a previa boost converter and provides a reasoned analysis of the capacitive ripple current with three PWM strategies and derives the calculation expressions. Using 240CPWM in inverters can greatly reduce switching losses, especially at a power factor of 1, which reduces switching losses by 85% and has nearly equal total harmonic distortion (THD) compared to SVPWM. In comparison, using 240-degree clamped pulse width modulation strategy can reduce the value of capacitive ripple current at full power factor, especially at high power factor, which will help reduce the volume on the DC side support capacitor.
Keywords
neutral-point-clamped;PWM;three-level inverters;ripple
Speaker
Comment submit